If the hardware will cooperate it might be strategic to keep the buffers proper aligned on 64KB boundaries in order to plan the substantial memory bus traffic that carries them between DRAM and fiber. The extra data (header and error control) can then be placed in the link array.

Above is confused. Header info is per packet and error control is per buffer. To be deferred.